

1 Motivation and Goal

- Clocks are power-hungry, consuming up to 40% overall processor power
- Energy reflected off of loads is currently ignored
- High-frequency designs will require transmission line analysis
- Goal:** implement a standing-wave oscillator (SWO) sizing algorithm into UCSC VLSI-DA's Clocksyn project
 - Combine with other power-saving methods





Image: <http://www.synopsys.com.cn/information/snug/2010/using-multi-bit-flip-flop-for-clock-power-saving-by-designcompiler>

2 Theory

- Electrical signals travel gradually across a wire, not instantaneously
- Said signals (incident waves) bounce off of impedance mismatches back to their source and can form standing waves




- Standing waves use the reflected wave to conserve energy
- Previous work: board-level implementation [1], chip-level [2]
- More work to be done with nonuniform trees

1. V.L. Chi, "Salphasic distribution of clock signals for synchronous systems," IEEE Trans. Comput., vol. 43, pp.597-602, May 1994.
2. Frank O'Mahony, "Design of a 10GHz Clock Distribution Network Using Coupled Standing-Wave Oscillators," Proceedings of DAC 2003, pp. 682-687, 2003.
Images: [2], http://en.wikipedia.org/wiki/Standing_wave

3 Methods

- Model wires as distributed uniform, lossy transmission lines




Transmission lines are modeled as an infinite series connection of this schematic; formulas at right are used in measuring the signal attenuation and phase shift due to the transmission line

- Use propagation constant γ and approximations to measure attenuation and phase shift
- Model sink as open circuit and eventually branch impedance
- Send 10GHz sine wave across circuit and observe sink voltage

- Simulator: NGSpice 23, HSpice
 - LTRA / W: Distributed uniform lossy transmission line



Images: http://en.wikipedia.org/wiki/Transmission_line

4 Synthesis Methods



- Replace existing global wires with transmission line models
- Calculate transmission line phase shift using the phase constant β
- Resize (snake) transmission line if necessary
- and/or**
- Add capacitors before sinks as needed for additional phase shift
- Calculate reflection coefficient based off of branch impedance and transmission line impedance
- Investigate cross-coupled inverters to offset voltage degeneration

5 Results and Challenges



- Resonant frequency calculated and identified
- Ringing too strong with open-circuit termination; realistic admittance G will dampen
- NGSpice transmission line yields erroneous results for RLGC line₁; HSpice necessary

₁ <http://ngspice.sourceforge.net/docs/ngspice23-manual.pdf>, pg. 91

6 Ongoing Work

- Develop algorithm to adjust wirelength for better phase shift
- Investigate using a capacitance to phase shift as needed
- Match impedances to maximize power transfer
- Investigate cross-coupled inverters to cancel attenuation
- Implement findings into Clocksyn source code




Image: Frank O'Mahony, 10GHz Global Clock Distribution Using Coupled Standing-Wave Oscillators, August 2003.